Pixelworks Iris 5 TSMC 22ULP Digital Functional Analysis Report

Product Code

DFR-2005-802

Release Date

04/05/2025

Availability

In Creation

Product Item Code

PIA-SGC67120

Device Manufacturer

Pixelworks

Subscription

Logic

Channel

Logic - Digital Floorplan

Report Code

DFR-2005-802

Pixelworks Iris 5 TSMC 22ULP Digital Functional Analysis Report

• Pixelworks Iris 5 is 5th gen visual processor • based on the 28nm gen 4 visual processor • Iris 5 uses new TSMC 22ULP process which is new movement among multiple foundries to enforce value for high performance and low power before FinFET technology.

A unique vault of trusted, accurate data at your fingertips

Our analysis goes as deep as required to reveal the inner workings and secrets behind a broad range of products.

Learn more

Related Analysis	Manufacturer	Analysis Type	Subscription Channel
TSMC S/D Architecture Evolution (Redacted)		Process	Logic - Transistor Architecture Comparison
Intel Gate Architecture Evolution (Redacted)		Process	Logic - Transistor Architecture Comparison
HiSilicon 710A SMIC 14nm FinFET Digital Functional Analysis Report	HiSilicon Technologies Co. Ltd	Floorplan	Logic - Digital Floorplan
HiSilicon 710A SMIC 14nm FinFET aCMOS Essentials	HiSilicon Technologies Co. Ltd	Process	Logic - Process
Pixelworks Iris 5 TSMC 22ULP Digital Functional Analysis Report	Pixelworks	Floorplan	Logic - Digital Floorplan
Samsung Exynos 990 aCMOS Essentials Package	Samsung	Process	Logic - Process
Qualcomm SDX55M TSMC N7 Digital Floorplan Analysis Report	Qualcomm	Floorplan	Logic - Digital Floorplan
Mobileye STMicro 28nm FD-SOI Digital Floorplan Analysis Report	Mobileye	Floorplan	Logic - Digital Floorplan
HiSilicon Kirin 990 5G CPU SoC Design Analysis	HiSilicon Technologies Co. Ltd	Circuit	Logic - SoC Design Analysis
HiSilicon Kirin 990 5G GPU SoC Design Analysis	HiSilicon Technologies Co. Ltd	Circuit	Logic - SoC Design Analysis